IntelEP2S60F672C5N现场可编程门阵列
FPGA Stratix® II Family 60440 Cells 609.76MHz 90nm Technology 1.2V 672-Pin FC-FBGA
| Compliant with Exemption | |
| 3A001a.7.a. | |
| Obsolete | |
| 8542.39.00.01 | |
| SVHC | Yes |
| SVHC超标 | Yes |
| Automotive | No |
| PPAP | No |
| Stratix® II | |
| 492 | |
| 90nm | |
| 8 | |
| Utilize Memory | |
| 1.2 | |
| 60440 | |
| 144 (18x18) | |
| SRAM | |
| 2484.6 | |
| 2+255+329 | |
| 32/64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz|PowerPC/SH/1960 System Controller|RapidIO to AXI Bridge Controller (RAB)|Viterbi Compiler, High-Speed Parallel Decoder | |
| Altera/CAST, Inc/Barco Silex/Mobiveil, Inc/Eureka Technology Inc/PLDA | |
| 60440 | |
| 16 | |
| 12 | |
| 36 | |
| No | |
| No | |
| No | |
| Yes | |
| 609.76 | |
| 5 | |
| 37.8 | |
| 37800 | |
| LVDS|LVPECL | |
| CMOS|HSTL|LVTTL|SSTL | |
| 1Gbps | |
| DDR SDRAM|DDR2 SDRAM|QDRII+SRAM|RLDRAM II | |
| 1.15 | |
| 1.25 | |
| 1.5|1.8|2.5|3.3 | |
| 0 | |
| 85 | |
| Commercial | |
| Stratix | |
| Mounting | Surface Mount |
| Package Height | 3(Max) |
| Package Width | 27 |
| Package Length | 27 |
| PCB changed | 672 |
| Standard Package Name | BGA |
| Supplier Package | FC-FBGA |
| 672 | |
| Lead Shape | Ball |
| EDA / CAD Models |