CPLD 750 Gates 10 Macro Cells 50MHz 5V 24-Pin CDIP
| 欧州RoHS | Not Compliant |
| ECCN (US) | EAR99 |
| Part Status | Active |
| HTS | 8542.31.00.55 |
| Automotive | No |
| PPAP | No |
| Program Memory Type | EEPROM |
| Number of Global Clocks | 1 |
| Number of Macro Cells | 10 |
| Product Terms | 8 |
| Device System Gates | 750 |
| Data Gate | No |
| Maximum Number of User I/Os | 10 |
| Number of Flip Flops | 20 |
| In-System Programmability | No |
| Programmability | Yes |
| Reprogrammability Support | Yes |
| Maximum Internal Frequency (MHz) | 71 |
| Maximum Clock to Output Delay (ns) | 12 |
| Maximum Propagation Delay Time (ns) | 15 |
| Speed Grade | 15 |
| Individual Output Enable Control | No |
| Minimum Operating Supply Voltage (V) | 4.5 |
| Maximum Operating Supply Voltage (V) | 5.5 |
| Typical Operating Supply Voltage (V) | 5 |
| Minimum Operating Temperature (°C) | -55 |
| Maximum Operating Temperature (°C) | 125 |
| Supplier Temperature Grade | Military |
| Mounting | Through Hole |
| Package Height | 3.56(Max) |
| Package Width | 7.87(Max) |
| Package Length | 32.51(Max) |
| PCB changed | 24 |
| Standard Package Name | DIP |
| Supplier Package | CDIP |
| Pin Count | 24 |
| Lead Shape | Through Hole |
| EDA / CAD Models |
|
お問い合わせとサポート
業種とトレンド
Our website places cookies on your device to improve your experience and to improve our site. Read more about the cookies we use and how to disable them here. Cookies and tracking technologies may be used for marketing purposes.
By clicking “Accept”, you are consenting to placement of cookies on your device and to our use of tracking technologies. Click “Read More” below for more information and instructions on how to disable cookies and tracking technologies. While acceptance of cookies and tracking technologies is voluntary, disabling them may result in the website not working properly, and certain advertisements may be less relevant to you.
We respect your privacy. Read our privacy policy here
CPLD 750 Gates 10 Macro Cells 50MHz 5V 24-Pin CDIP
| 欧州RoHS | Not Compliant |
| ECCN (US) | EAR99 |
| Part Status | Active |
| HTS | 8542.31.00.55 |
| Automotive | No |
| PPAP | No |
| Program Memory Type | EEPROM |
| Number of Global Clocks | 1 |
| Number of Macro Cells | 10 |
| Product Terms | 8 |
| Device System Gates | 750 |
| Data Gate | No |
| Maximum Number of User I/Os | 10 |
| Number of Flip Flops | 20 |
| In-System Programmability | No |
| Programmability | Yes |
| Reprogrammability Support | Yes |
| Maximum Internal Frequency (MHz) | 71 |
| Maximum Clock to Output Delay (ns) | 12 |
| Maximum Propagation Delay Time (ns) | 15 |
| Speed Grade | 15 |
| Individual Output Enable Control | No |
| Minimum Operating Supply Voltage (V) | 4.5 |
| Maximum Operating Supply Voltage (V) | 5.5 |
| Typical Operating Supply Voltage (V) | 5 |
| Minimum Operating Temperature (°C) | -55 |
| Maximum Operating Temperature (°C) | 125 |
| Supplier Temperature Grade | Military |
| Mounting | Through Hole |
| Package Height | 3.56(Max) |
| Package Width | 7.87(Max) |
| Package Length | 32.51(Max) |
| PCB changed | 24 |
| Standard Package Name | DIP |
| Supplier Package | CDIP |
| Pin Count | 24 |
| Lead Shape | Through Hole |
| EDA / CAD Models |
