NB6N11SMNGEVB, Clock/Data Receiver Evaluation Board
onsemi이 부품 NB6N11SMNG 을 사용하는 참조 설계
이미지
1 / 2
최종 제품의 경우
- Backplane Distributed Power
- Clock Management and Distribution
Description
- NB6N11SMNGEVB, Clock/Data Receiver Evaluation Board. The NB6N11S is a differential 1:2 Clock or Data Receiver and will accept Any Level input signals of LVPECL, CML, LVCMOS, LVTTL, or LVDS. These signals will be translated to LVDS and two identical copies of Clock or Data will be distributed, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB6N11S is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications. The NB6N11S has a wide input common mode range from GND + 50mV to VCC - 50 mV. Combined with the 50-ohm internal termination resistors at the inputs, the NB6N11S is ideal for translating a variety of differential or single-ended Clock or Data signals to 350 mV typical LVDS output levels
최종 제품의 경우
-
Operating Frequency2000 MHz
피쳐링 부품 (1)
| 부품 번호 | Manufacturer | Type | Description | |||
|---|---|---|---|---|---|---|
|
NB6N11SMNG | onsemi | Clock Buffers and Drivers | Clock Fanout Buffer 2-OUT 1-IN 1:2 16-Pin QFN EP Rail | 구매 | |