CDCL6010EVM evaluation module for CDCL6010 which is a 1:11 high-performance, low phase noise clock synthesizer

使用 Texas Instruments 的 CDCL6010 的参考设计

供应商

Texas Instruments
  • 应用类别
    时钟和计时
  • 产品类别
    PLL时脉产生器

依据最终产品

  • Clock and Timing Devices

说明

  • CDCL6010EVM, is an evaluation module designed to aid in evaluating the performance of the CDCL6010, which is a 1:11 high-performance, low phase noise clock synthesizer that synchronizes its on-chip voltage controlled oscillator (VCO) frequency to an external reference clock, generates low phase noise (jitter) clock. The PLL loop bandwidth and damping factor can be modified by changing the on-board passive loop filter components to meet different system requirements. The input divider, feedback divider and output dividers are done through the programming interface. As the system requires external components like a microcontroller to aid in programming the device and a very clean power supply for the device, this EVM provides an excellent way to evaluate and modify the performance and parameters of the clock system in conjunction with the specific customer application

主要特色

  • Output Frequency
    30 to 325 MHz

请仔细阅读我们近期更改的隐私政策。当按下确认键时,您已了解并同意艾睿电子的隐私政策和用户协议。

本网站需使用cookies以改善用户您的体验并进一步改进我们的网站。此处阅读了解关于网站cookies的使用以及如何禁用cookies。网页cookies和追踪功能或許用于市场分析。当您按下同意按钮,您已经了解并同意在您的设备上接受cookies,并给予网站追踪权限。更多关于如何取消网站cookies及追踪的信息,请点击下方“阅读更多”。尽管同意启用cookies追踪与否取决用户意愿,取消网页cookies及追踪可能导致网站运作或显示异常,亦或导致相关推荐广告减少。

我们尊重您的隐私。请在此阅读我们的隐私政策。