I2C Bus Master Reference Design for Lattice CPLD/FPGA devices

Reference Design using part LFE5U-45F-6MG285C by Lattice Semiconductor

Manufacturer

Lattice Semiconductor
  • Application Category
    Interface
  • Product Type
    I2C interface

For End Products

  • Computers and Peripherals
  • Consumer Electronics
  • Industrial

Description

  • I2C Bus Master Reference Design is intended to demonstrate how a fast and configurable I2C-Bus Master Controller can be constructed and utilized in the CPLD/FPGA device. With the flexibility that this I2C-Bus Master Controller offers, a designer can communicate with up to 128 different I2C slave devices operating in standard or fast mode with transactions ranging from 1 to 256 bytes. The user can also customize the VHDL code to meet their own specific requirements and thus reduce valuable CPLD/FPGA area while maintaining the speed performance. This design conforms to the Philips I2C Bus Specification version 1.0

We've updated our privacy policy. Please take a moment to review these changes. By clicking I Agree to Arrow Electronics Terms Of Use  and have read and understand the Privacy Policy and Cookie Policy.

Our website places cookies on your device to improve your experience and to improve our site. Read more about the cookies we use and how to disable them here. Cookies and tracking technologies may be used for marketing purposes.
By clicking “Accept”, you are consenting to placement of cookies on your device and to our use of tracking technologies. Click “Read More” below for more information and instructions on how to disable cookies and tracking technologies. While acceptance of cookies and tracking technologies is voluntary, disabling them may result in the website not working properly, and certain advertisements may be less relevant to you.
We respect your privacy. Read our privacy policy here