Minimizing Effects of EMI by Digitizing Thermocouple Output Signal Near it's Sensing Point
Analog Devices이 부품 MAX6674 을 사용하는 참조 설계
이미지
1 / 1
최종 제품의 경우
- Industrial
- Isolated Thermocouple
- Thermocouple
Description
- Minimizing Effects of EMI by Digitizing Thermocouple Output Signal Near it's Sensing Point
피쳐링 부품 (18)
| 부품 번호 | Manufacturer | Type | Description | |||
|---|---|---|---|---|---|---|
|
74HC132BQ-Q100X | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS Automotive AEC-Q100 4-Pin X2SON | 구매 | |
|
74HC132D/AUJ | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO | 구매 | |
|
74HC4060D,653 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP 16-Pin SO T/R | 구매 | |
|
|
74HC132D,653 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | 구매 | |
|
|
74HC4060D-Q100,118 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP Automotive 16-Pin SO T/R | 구매 | |
|
74HC132D(BJ) | Toshiba | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SOIC T/R | 구매 | |
|
|
74HC132D/S200,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | 구매 | |
|
|
74HC132D/S200,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | 구매 | |
|
74HC132PW,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin TSSOP T/R | 구매 | |
|
74HC4060PW,118 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP 16-Pin TSSOP T/R | 구매 | |
|
|
74HC132D-Q100,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS Automotive 14-Pin SO T/R | 구매 | |
|
74HC4060BQ-Q100,11 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP Automotive AEC-Q100 16-Pin DHVQFN EP T/R | 구매 | |