Minimizing Effects of EMI by Digitizing Thermocouple Output Signal Near it's Sensing Point
使用 Analog Devices 的 MAX6674 的参考设计
Image
1 / 1
依据最终产品
- Industrial
- Isolated Thermocouple
- Thermocouple
说明
- Minimizing Effects of EMI by Digitizing Thermocouple Output Signal Near it's Sensing Point
Featured Parts (18)
| 零件编号 | 供应商 | 类别 | 说明 | |||
|---|---|---|---|---|---|---|
|
74HC132D/AUJ | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO | 买入 | |
|
74HC4060D,653 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP 16-Pin SO T/R | 买入 | |
|
|
74HC132D,653 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | 买入 | |
|
74HC132D(BJ) | Toshiba | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SOIC T/R | 买入 | |
|
|
74HC132D/S200,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | 买入 | |
|
|
74HC132D/S200,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | 买入 | |
|
74HC132PW,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin TSSOP T/R | 买入 | |
|
74HC4060PW,118 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP 16-Pin TSSOP T/R | 买入 | |
|
|
74HC132D | Toshiba | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SOIC T/R | 买入 | |
|
74HC132BQX | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin DHVQFN EP T/R | 买入 | |
|
74HC132BQ-Q100X | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS Automotive AEC-Q100 4-Pin X2SON | 买入 | |
|
|
74HC132PW-Q100,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin TSSOP T/R Automotive AEC-Q100 | 买入 | |