Minimizing Effects of EMI by Digitizing Thermocouple Output Signal Near it's Sensing Point
Diseño de referencia usando la pieza MAX6674 de Analog Devices
이미지
1 / 1
Para productos finales
- Industrial
- Isolated Thermocouple
- Thermocouple
Descripción
- Minimizing Effects of EMI by Digitizing Thermocouple Output Signal Near it's Sensing Point
Piezas destacadas (18)
| Número de pieza | Fabricante | Tipo | Descripción | |||
|---|---|---|---|---|---|---|
|
74HC132BQ-Q100X | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS Automotive AEC-Q100 4-Pin X2SON | AÑADIR AL CARRITO | |
|
74HC132D/AUJ | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO | AÑADIR AL CARRITO | |
|
74HC4060D,653 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP 16-Pin SO T/R | AÑADIR AL CARRITO | |
|
|
74HC132D,653 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | AÑADIR AL CARRITO | |
|
|
74HC4060D-Q100,118 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP Automotive 16-Pin SO T/R | AÑADIR AL CARRITO | |
|
74HC132D(BJ) | Toshiba | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SOIC T/R | AÑADIR AL CARRITO | |
|
|
74HC132D/S200,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | AÑADIR AL CARRITO | |
|
|
74HC132D/S200,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin SO T/R | AÑADIR AL CARRITO | |
|
74HC132PW,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS 14-Pin TSSOP T/R | AÑADIR AL CARRITO | |
|
74HC4060PW,118 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP 16-Pin TSSOP T/R | AÑADIR AL CARRITO | |
|
|
74HC132D-Q100,118 | Nexperia | Logic Gates | NAND Gate 4-Element 2-IN CMOS Automotive 14-Pin SO T/R | AÑADIR AL CARRITO | |
|
74HC4060BQ-Q100,11 | Nexperia | Counter Shift Registers | Counter Single 14-Bit Binary UP Automotive AEC-Q100 16-Pin DHVQFN EP T/R | AÑADIR AL CARRITO | |