Power Management Bus (PMBus) based on the Lattice reference design RD1046 I2C Master with WISHBONE Bus Interface

使用 Lattice Semiconductor 的 LCMXO2-2000HC-4TG100C 的参考设计

供应商

Lattice Semiconductor
  • 应用类别
    量测与监控
  • 产品类别
    电源管理

依据最终产品

  • Power Management

说明

  • Power Management Bus (PMBus) Reference Design is an open standard protocol that was defined as a means to communicate with power conversion and other devices. As an industry standard serial communication interface based on SMBUs protocols, it is viewed as an extension of the System Management Bus and supports many new functions. Like SMBus, the PMBUs protocol defines three layers, the Physical Layer, the Data Link Layer and the Network Layer. This design contains a WISHBONE interface and focuses on the implementation of the Data Link Layer protocol. It is convenient to connect this design with a microcontroller which implements the Network Layer protocol. This design is based on a reference design RD1046: I2C Master with WISHBONE Bus Interface

请仔细阅读我们近期更改的隐私政策。当按下确认键时,您已了解并同意艾睿电子的隐私政策和用户协议。

本网站需使用cookies以改善用户您的体验并进一步改进我们的网站。此处阅读了解关于网站cookies的使用以及如何禁用cookies。网页cookies和追踪功能或許用于市场分析。当您按下同意按钮,您已经了解并同意在您的设备上接受cookies,并给予网站追踪权限。更多关于如何取消网站cookies及追踪的信息,请点击下方“阅读更多”。尽管同意启用cookies追踪与否取决用户意愿,取消网页cookies及追踪可能导致网站运作或显示异常,亦或导致相关推荐广告减少。

我们尊重您的隐私。请在此阅读我们的隐私政策。