XRT86L34EVAL, Evaluation System based on XRT83SL38 Framer

Description

• XRT86L34EVAL, Evaluation System is an application board is setup as a common test circuit. The XRT86L34EVAL uses an FPGA designed to control the Framer/LIU and support communication between the PCI bridge and the XRT86L34. The FPGA chosen contains enough I/O pins to support all eight channels with one configuration. By default, the FPGA is configured into an FPGA loopback mode, whereby the output pins from the Framer block are internally looped back to the input pins. This allows standard network equipment connected to the physical interface to monitor data integrity through a complete communication path